

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
S1	32100	(lookup adj table) or (lookup adj table) or LUT	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/05/23 10:08
S2	1611	((lookup adj table) or (lookup adj table) or LUT) with size	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/05/20 18:07
S3	18	S2 same (clock adj cycle)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/05/20 18:13
S4	6	S3 same (instruction or memory or buffer)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/05/20 18:13
S5	61874	(lookup adj table) or (lookup adj table) or (look-up adj table) or LUT	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/05/20 18:12
S6	3405	((lookup adj table) or (lookup adj table) or (look-up adj table) or LUT) with (size or dimensions)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/05/20 18:13
S7	22	S6 same (clock adj cycle)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/05/20 18:13
S8	7	S7 same (instruction or memory or buffer)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/05/20 18:14
S9	32100	(lookup adj table) or (lookup adj table) or LUT	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/05/23 10:09
S10	13825	S9 same (generat\$4 or creat\$4 or instantiat\$4 or substitut\$4 or replac\$4 or switch\$4)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/05/23 10:10
S11	4409	S10 same (clock\$4 or tim\$4)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/05/23 10:11
S12	106	S11 and (vhdl or hdl or verilog or (hardware adj description))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/05/23 10:11

S13	3	S11 same (vhdl or hdl or verilog or (hardware adj description))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/05/23 10:15
S14	199	S9 same (instruction same (stack or buffer))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/05/23 10:17
S15	0	S14 same (vhdl or hdl or verilog or (hardware adj description))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/05/23 10:15
S16	8	S14 and (vhdl or hdl or verilog or (hardware adj description))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/05/23 10:18
S17	1829	S9 and (instruction same (stack or buffer))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/05/23 10:17
S18	27	S14 same (clock or cycle)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/05/23 10:18

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	7	((LUT or (look adj2 table)) same (clock or timing or delay) same (instruction)) and (vhdl or hdl or verilog)	USPAT; USOCR	OR	ON	2005/05/23 12:39
L2	253	((LUT or (look adj2 table)) same (clock or timing or delay) same (instruction))	USPAT; USOCR	OR	ON	2005/05/23 13:00
L3	53	((LUT or (look adj2 table)) same (clock or timing or delay) same (instruction)) same (size or dimension)	USPAT; USOCR	OR	ON	2005/05/23 12:43
L4	3	((LUT or (look adj2 table)) same (clock or timing or delay) same FPGA) same (size or dimension)	USPAT; USOCR	OR	ON	2005/05/23 12:43
L5	15	thomson.xp. and clock\$	USPAT; USOCR	OR	ON	2005/05/23 12:48
L6	1	thomson.xp. and LUT	USPAT; USOCR	OR	ON	2005/05/23 12:48
L7	0	thomson.xa. and LUT	USPAT; USOCR	OR	ON	2005/05/23 12:48
L8	9	jones.xp. and LUT	USPAT; USOCR	OR	ON	2005/05/23 12:49
L9	710	((LUT or (look adj2 table)) same (clock or timing or delay) same (generator))	USPAT; USOCR	OR	ON	2005/05/23 13:00
L10	48	((LUT or (look adj2 table)) same (clock or timing or delay) same (generator)) and (FPGA or PLD or CLD)	USPAT; USOCR	OR	ON	2005/05/23 13:01

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	32100	(lookup adj table) or (lookup adj table) or LUT	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/05/20 18:12
L2	1611	((lookup adj table) or (lookup adj table) or LUT) with size	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/05/20 18:07
L3	18	I2 same (clock adj cycle)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/05/20 18:13
L4	6	I3 same (instruction or memory or buffer)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/05/20 18:13
L5	61874	(lookup adj table) or (lookup adj table) or (look-up adj table) or LUT	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/05/20 18:12
L6	3405	((lookup adj table) or (lookup adj table) or (look-up adj table) or LUT) with (size or dimensions)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/05/20 18:13
L7	22	I6 same (clock adj cycle)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/05/20 18:13
L8	7	I7 same (instruction or memory or buffer)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/05/20 18:14



## Search Results

[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "lut&lt;and&gt;clock cycle&lt;and&gt;instruction"

e-mail

Your search matched 97 of 1160635 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance** in **Descending** order.[» View Session History](#)[» New Search](#)

Modify Search

lut&lt;and&gt;clock cycle&lt;and&gt;instruction

☐ Check to search only within this results setDisplay Format: ☒ Citation ☐ Citation & Abstract

IEEE JNL IEEE Journal or Magazine

IEEE JNL IEEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEEE CNF IEEE Conference Proceeding

IEEE STD IEEE Standard

Select Article Information

View: 1-25 | 26-

- ☐ 1. **An 88-way multiprocessor within an FPGA with customizable instructions**  
 Hoare, R.; Tung, S.; Werger, K.;  
 Parallel and Distributed Processing Symposium, 2004. Proceedings. 18th International  
 26-30 April 2004 Page(s):258  
[AbstractPlus](#) | [Full Text: PDF\(1446 KB\)](#) IEEE CNF
- ☐ 2. **The Chimaera reconfigurable functional unit**  
 Hauck, S.; Fry, T.W.; Hosler, M.M.; Kao, J.P.;  
 Very Large Scale Integration (VLSI) Systems, IEEE Transactions on  
 Volume 12, Issue 2, Feb. 2004 Page(s):206 - 217  
[AbstractPlus](#) | [References](#) | [Full Text: PDF\(376 KB\)](#) IEEE JNL
- ☐ 3. **An Instruction-Level Distributed Processor for Symmetric-Key Cryptography**  
 Elbirt, A.J.; Paar, C.;  
 Parallel and Distributed Systems, IEEE Transactions on  
 Volume 16, Issue 5, May 2005 Page(s):468 - 480  
[AbstractPlus](#) | [Full Text: PDF\(1040 KB\)](#) IEEE JNL
- ☐ 4. **Pel reconstruction on FPGA-augmented TriMedia**  
 Sima, M.; Cotozana, S.D.; Vassiliadis, S.; van Eijndhoven, J.T.J.; Vissers, K.A.;  
 Very Large Scale Integration (VLSI) Systems, IEEE Transactions on  
 Volume 12, Issue 6, June 2004 Page(s):622 - 635  
[AbstractPlus](#) | [References](#) | [Full Text: PDF\(816 KB\)](#) IEEE JNL
- ☐ 5. **A VLIW processor with reconfigurable instruction set for embedded applications**  
 Lodi, A.; Toma, M.; Campi, F.; Cappelli, A.; Canegallo, R.; Guerrieri, R.;  
 Solid-State Circuits, IEEE Journal of  
 Volume 38, Issue 11, Nov. 2003 Page(s):1876 - 1886  
[AbstractPlus](#) | [References](#) | [Full Text: PDF\(1712 KB\)](#) IEEE JNL
- ☐ 6. **An industrial view of electronic design automation**  
 MacMillen, D.; Camposano, R.; Hill, D.; Williams, T.W.;  
 Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on  
 Volume 19, Issue 12, Dec. 2000 Page(s):1428 - 1448  
[AbstractPlus](#) | [References](#) | [Full Text: PDF\(180 KB\)](#) IEEE JNL

7. **Comparison of two common pipeline structures**  
Golden, M.; Mudge, T.;  
Computers and Digital Techniques, IEE Proceedings-  
Volume 143, Issue 3, May 1996 Page(s):161 - 167  
[AbstractPlus](#) | Full Text: [PDF\(792 KB\)](#) IEEE JNL
8. **Optimized generation of data-path from C codes for FPGAs**  
Guo, Z.; Buyukurt, B.; Najjar, W.; Vissers, K.;  
Design, Automation and Test in Europe, 2005. Proceedings  
7-11 March 2005 Page(s):112 - 117 Vol. 1  
[AbstractPlus](#) | Full Text: [PDF\(288 KB\)](#) IEEE CNF
9. **An 8x8 IDCT Implementation on an FPGA-Augmented TriMedia**  
Sima, M.; Cotozana, S.; van Eijndhoven, J.T.J.; Vassiliadis, S.; Vissers, K.;  
Field-Programmable Custom Computing Machines, 2001. FCCM '01. The 9th Annual I  
on  
2001 Page(s):160 - 169  
[AbstractPlus](#) | Full Text: [PDF\(240 KB\)](#) IEEE CNF
10. **A novel RNS-based SIMD RISC processor for digital signal processing**  
Ramirez, J.; Garcia, A.; Parrilla, L.; Fernandez, P.G.; Lloris, A.;  
Signals, Systems, and Computers, 1999. Conference Record of the Thirty-Third Asilom  
Volume 2, 24-27 Oct. 1999 Page(s):1307 - 1311 vol.2  
[AbstractPlus](#) | Full Text: [PDF\(396 KB\)](#) IEEE CNF
11. **FPGA-based implementation of a serial RSA processor**  
Mazzeo, A.; Romano, L.; Saggese, G.P.; Mazzocca, N.;  
Design, Automation and Test in Europe Conference and Exhibition, 2003  
2003 Page(s):582 - 587  
[AbstractPlus](#) | Full Text: [PDF\( KB\)](#) IEEE CNF
12. **Hardware realization of a bio-inspired POetic tissue**  
Manuel Moreno, J.; Thoma, Y.; Sanchez, E.; Torres, O.; Tempesti, G.;  
Evolvable Hardware, 2004. Proceedings. 2004 NASA/DoD Conference on  
24-26 June 2004 Page(s):237 - 244  
[AbstractPlus](#) | Full Text: [PDF\(729 KB\)](#) IEEE CNF
13. **Mapping of regular nested loop programs to coarse-grained reconfigurable array and methodology**  
Hannig, F.; Dutta, H.; Teich, J.;  
Parallel and Distributed Processing Symposium, 2004. Proceedings. 18th International  
26-30 April 2004 Page(s):148  
[AbstractPlus](#) | Full Text: [PDF\(1488 KB\)](#) IEEE CNF
14. **The synthesis of a hardware scheduler for non-manifest loops**  
Mansour, O.; Molenkamp, E.; Krol, T.;  
Digital System Design, 2002. Proceedings. Euromicro Symposium on  
4-6 Sept. 2002 Page(s):78 - 85  
[AbstractPlus](#) | Full Text: [PDF\(479 KB\)](#) IEEE CNF
15. **A new framework for power estimation of embedded systems**  
Talarico, C.; Rozenblit, J.W.; Malhotra, V.; Stritter, A.;  
Computer  
Volume 38, Issue 2, Feb. 2005 Page(s):71 - 78  
[AbstractPlus](#) | Full Text: [PDF\(200 KB\)](#) IEEE JNL
16. **A single-chip programmable platform based on a multithreaded processor and c**

**clusters**

Young-Don Bae; Seong-Il Park; In-Cheol Park;  
Solid-State Circuits, IEEE Journal of  
Volume 38, Issue 10, Oct. 2003 Page(s):1703 - 1711

[AbstractPlus](#) | [References](#) | Full Text: [PDF\(715 KB\)](#) IEEE JNL

**17. A constant-quality, single-pass VBR control for DVD recorders**

Bagni, D.; Biffi, B.; Ramalho, R.;  
Consumer Electronics, IEEE Transactions on  
Volume 49, Issue 3, Aug. 2003 Page(s):653 - 662

[AbstractPlus](#) | Full Text: [PDF\(942 KB\)](#) IEEE JNL

**18. A single mediaprocessor-based programmable ultrasound system**

Sikdar, S.; Managuli, R.; Lixin Gong; Shamdassani, V.; Mitake, T.; Hayashi, T.; Yongmir  
Information Technology in Biomedicine, IEEE Transactions on  
Volume 7, Issue 1, March 2003 Page(s):64 - 70

[AbstractPlus](#) | [References](#) | Full Text: [PDF\(370 KB\)](#) IEEE JNL

**19. A unified turbo/Viterbi channel decoder for 3GPP mobile wireless in 0.18-/spl mu**

Bickerstaff, M.A.; Garrett, D.; Prokop, T.; Thomas, C.; Widdup, B.; Gongyu Zhou; Davis  
Woodward, G.; Nicol, C.; Ran-Hong Yan;  
Solid-State Circuits, IEEE Journal of  
Volume 37, Issue 11, Nov. 2002 Page(s):1555 - 1564

[AbstractPlus](#) | [References](#) | Full Text: [PDF\(824 KB\)](#) IEEE JNL

**20. BIST-based test and diagnosis of FPGA logic blocks**

Abramovici, M.; Stroud, C.E.;  
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on  
Volume 9, Issue 1, Feb. 2001 Page(s):159 - 172

[AbstractPlus](#) | [References](#) | Full Text: [PDF\(232 KB\)](#) IEEE JNL

**21. High-speed customizable fuzzy-logic processor: architecture and Implementation**

Salic, Z.;  
Systems, Man and Cybernetics, Part A, IEEE Transactions on  
Volume 31, Issue 6, Nov. 2001 Page(s):731 - 737

[AbstractPlus](#) | [References](#) | Full Text: [PDF\(168 KB\)](#) IEEE JNL

**22. Power monitors: a framework for system-level power estimation using heterogeneous models**

Bansal, N.; Lahiri, K.; Raghunathan, A.; Chakradhar, S.T.;  
VLSI Design, 2005. 18th International Conference on  
3-7 Jan. 2005 Page(s):579 - 585

[AbstractPlus](#) | Full Text: [PDF\(3840 KB\)](#) IEEE CNF

**23. Fast implementation of 3D PET reconstruction using vector and parallel programming techniques**

Guerrero, T.M.; Cherry, S.R.; Dahlbom, M.; Ricci, A.R.; Hoffman, E.J.;  
Nuclear Science Symposium and Medical Imaging Conference, 1992., Conference Record  
IEEE  
25-31 Oct. 1992 Page(s):969 - 971 vol.2

[AbstractPlus](#) | Full Text: [PDF\(260 KB\)](#) IEEE CNF

**24. A fast, inexpensive and scalable hardware acceleration technique for functional simulation**

Cadambi, S.; Mulpuri, C.S.; Ashar, P.N.;  
Design Automation Conference, 2002. Proceedings. 39th  
10-14 June 2002 Page(s):570 - 575

[AbstractPlus](#) | Full Text: [PDF\(728 KB\)](#) IEEE CNF

**25. Hardware/software trade-offs for advanced 3G channel coding**

Michel, H.; Worm, A.; Munch, M.; Wehn, N.;

Design, Automation and Test in Europe Conference and Exhibition, 2002. Proceedings  
4-8 March 2002 Page(s):396 - 401[AbstractPlus](#) | Full Text: [PDF](#)(302 KB) IEEE CNFView: **1-25** | [26-](#)Indexed by  
 Inspec®[Help](#) [Contact Us](#) [Privacy & :](#)

© Copyright 2005 IEEE --



[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alerts](#) |

Welcome United States Patent and Trademark Office

**Search Results**[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "( lut&lt;in&gt;metadata ) &lt;and&gt; ( clock cycle&lt;in&gt;metadata ) &lt;and&gt; ( instruction&lt;in&gt;meta..."

e-mail

Your search matched **0** of **1160635** documents.A maximum of **100** results are displayed, **25** to a page, sorted by **Relevance** in **Descending** order.[» View Session History](#)[» New Search](#)

Modify Search

[» Key](#)IEEE JNL IEEE Journal or  
Magazine☐ Check to search only within this results setIEEE JNL IEEE Journal or  
MagazineDisplay Format: ☒ Citation ☐ Citation & AbstractIEEE CNF IEEE Conference  
ProceedingIEEE CNF IEEE Conference  
Proceeding**No results were found.**

IEEE STD IEEE Standard

Please edit your search criteria and try again. Refer to the Help pages if you need assistance revisir

Indexed by  
 Inspec®[Help](#) [Contact Us](#) [Privacy & ;](#)

© Copyright 2005 IEEE ...


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alerts](#) |

Welcome United States Patent and Trademark Office

Search Results

[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "(lookup table&lt;in&gt;metadata) &lt;and&gt; (clock&lt;in&gt;metadata) &lt;and&gt; (vhdl&lt;in&gt;..."

e-mail

Your search matched 1 of 1160635 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» [View Session History](#)» [New Search](#)

» Key

Modify Search

(lookup table&lt;in&gt;metadata) &lt;and&gt; (clock&lt;in&gt;metadata) &lt;and&gt; (vhdl&lt;in&gt;metadata)

IEEE JNL IEEE Journal or Magazine

☐ Check to search only within this results set

IEEE JNL IEEE Journal or Magazine

Display Format: ☒ Citation ☐ Citation & Abstract

IEEE CNF IEEE Conference Proceeding

IEEE CNF IEEE Conference Proceeding

1. **Design of a real time digital beamformer for a 50MHz annular array ultrasound transducer**  
 Pei-Jie Cao; Shung, K.K.; Karkhanis, N.; Wo-Hsing Chen;  
 Ultrasonics Symposium, 2002. Proceedings. 2002 IEEE  
 Volume 2, 8-11 Oct. 2002 Page(s):1619 - 1622 vol.2  
[AbstractPlus](#) | Full Text: [PDF](#)(287 KB) IEEE CNF

IEEE STD IEEE Standard

[Help](#) [Contact Us](#) [Privacy & :](#) 

© Copyright 2005 IEEE -

 indexed by